Login or create an account
CloseReturning Customer
I am a returning customer
Login or create an account
CloseRegister Account
If you already have an account with us, please login at the login form.
Your Account Has Been Created!
Thank you for registering with pcbzones!
You will be notified by e-mail once your account has been activated by the store owner.
If you have ANY questions about the operation of this online shop, please contact the store owner.
Account Logout
You have been logged off your account. It is now safe to leave the computer.
Your shopping cart has been saved, the items inside it will be restored whenever you log back into your account.
detail product
FPGA core board
- $30.43
- Ex Tax: $30.43
- Product Code: 7692
- Availability: In Stock
Overview
CoreEP3C5 is an FPGA core board that features an EP3C5E144C8N device onboard, supports further expansion.
- onboard Serial Configuration Device EPCS16SI8N
- integrated FPGA basic circuit, such as clock circuit
- onboard nCONFIG button, RESET button, 4 x LEDs
- all the I/O ports are accessible on the pin headers
- onboard JTAG debugging/programming interface
- 2.54mm header pitch design
What's On Board
- EP3C5E144C8N:the ALTERA Cyclone III FPGA device which features:
- Operating Frequency: 50MHz
- Operating Voltage: 1.15V~3.465V
- Package: QFP144
- I/Os: 82
- LEs: 5K
- RAM: 414kb
- PLLs: 2
- Debugging/Programming: supports JTAG
- AMS1117-3.3, 3.3V voltage regulator
- AMS1117-2.5, 2.5V voltage regulator
- AMS1117-1.2, 1.2V voltage regulator
- EPCS16, onboard serial FLASH memory, for storing code
- Power indicator
- LEDs
- Reset button
- nCONFIG button: for re-configuring the FPGA chip, the equivalent of power reseting
- Power switch
- 50M active crystal oscillator
- 5V DC jack
- JTAG interface: for debugging/programming
- FPGA pins expander, VCC, GND and all the I/O ports are accessible on expansion connectors for further expansion
- LED jumpers, short the jumpers to drive the LEDs
Note:
CoreEP3C5 provides JTAG debugging interface, yet does NOT integrate any debugging function, a debugger is required.
Mother board and programmer/debugger in the photos are NOT included in the price.
JTAG Interface
The figure below shows the header pinout of JTAG
- Related software (Quaters II, NIOS II etc.)
- Demo code (Verilog, VHDL, NIOS II C)
- Schematic (PDF)
- FPGA development documentations